Aditya Manglik
  • Home
  • Publications
  • Talks
  • Projects
  • Resume
  • Honors & Awards
  • Publications
    • Compile-Time Energy and Carbon Footprint Estimation
    • Understanding and Evaluating DRAM's Operational and Embodied Emissions
    • Rethinking the Producer-Consumer Relationship in Modern DRAM-Based Systems
    • MATSA: An MRAM-Based Energy-Efficient Accelerator for Time Series Analysis
    • Accelerating Time Series Analysis via Processing using Non-Volatile Memories
    • NEON: Enabling Efficient Support for Nonlinear Operations in Resistive RAM-based Neural Network Accelerators
    • RevaMp3D: Architecting the Processor Core and Cache Hierarchy for Systems with Monolithically-Integrated Logic and Memory
    • GenPIP: In-Memory Acceleration of Genome Analysis by Tight Integration of Basecalling and Read Mapping
    • A Case for Transparent Reliability in DRAM Systems
    • Resistive Crossbar-Aware Neural Network Design and Optimization
    • Adaptive Gait Generation for Hexapod robot using Genetic Algorithm
  • Research Talks
    • Discussion Lead, Social Media for Scientists
    • Invited Keynote, Hack4Earth Green AI Challenge Hackathon
    • Invited Talk
    • Sustainability and energy efficiency in Linux
    • Carbon measurement and energy attribution in Linux
    • Carbon attribution in Linux
    • Carbon attribution in Linux
    • Carbon measurement and energy attribution in Linux
    • Carbon measurement and energy attribution in Linux
    • Lectures on Entrepreneurship
    • Energy-Efficient Embedded Computing
    • Greening Kernels
    • Measuring Carbon Footprint of Personal Computing
    • Optimizing HLS code via static and dynamic scheduling
    • Energy attribution systems in Linux kernel
    • Research seminar on the paper on Optimizing Google Workloads for Consumer Devices
    • Power management in Linux
    • Research talk for high school students
    • Optimizing UPower and GNOME Battery Bench
  • Projects
    • Travel log
    • Course log
    • Nand2tetris
    • STM32F7 microcontroller interfacing with STM32F4
    • Power attribution and Estimation Engine in Linux
    • PCB schematics for prototype waschmaschine
    • Intelligent Industrial Disaster Management Robot
    • Adaptive Gait Generation for Hexapod
  • Experience
  • Teaching
    • Learn Python
  • Posts
    • New York Diaries
    • Standing Invitation
    • Vienna Diaries
    • Chennai Diaries
    • Flashing the BeagleBone Black

A Case for Transparent Reliability in DRAM Systems

Apr 21, 2022·
Minesh Patel, Taha Shahroodi
Aditya Manglik
Aditya Manglik
,
A Giray Yaglikci, Ataberk Olgun, Haocong Luo, Onur Mutlu
· 0 min read
PDF Cite DOI
Type
1
Publication
Arxiv
Last updated on Apr 21, 2022
Aditya Manglik
Authors
Aditya Manglik
Senior Engineer and Researcher
← GenPIP: In-Memory Acceleration of Genome Analysis by Tight Integration of Basecalling and Read Mapping Oct 1, 2022
Resistive Crossbar-Aware Neural Network Design and Optimization Jan 1, 2020 →

Published with Hugo Blox Builder — the free, open source website builder that empowers creators.